DDDDDDDDDDD RRRRRRRRRR 111111111 VVV VV EEEEEEEEEEE			
DDDDDDDDDDD RRRRRRRRRRR 111111111 VVV VV EEEEEEEEEE	RRRRRRR		
DDDDDDDDDDD RRRRRRRRRR IIIIIIII VVV VV EEEEEEEEEEEE	RRRRRRRRRRR		
DDD DDD RRR RRR III VVV VVV EEE RRR	RRR		
DDD DDD RRR RRR III VVV VVV ĒĒĒ RRR	RRR		
DDD DDD RRR RRR III VVV VVV EEE RRR	RRR		
DDD DDD RRR RRR III VVV VVV ĒĒĒ RRR	RRR		
DDD DDD RRR RRR III VVV VVV EEE RRR	RRR		
DDD DDD RRR RRR III VVV VVV EEE RRR	RRR		
	RRRRRRR		
	RRRRRRR		
	RRRRRRR		
DDD DDD RRR RRR III VVV VVV EEE RRR	RRR		
DDD DDD RRR RRR III VVV VVV EEE RRR	RRR		
DDD DDD RRR RRR III VVV VVV EEE RRR	RRR		
DDD DDD RRR RRR III VVV VVV EEE RRR	RRR		
DDD DDD RRR RRR III VVV VVV EEE RRR	RRR		
DDD DDD RRR RRR III VVV VVV EEE RRR	RRR		
DDDDDDDDDDD RRR RRR IIIIIIIII VVV EEEEEEEEEEEE RRR	RRR		
DDDDDDDDDDD RRR RRR IIIIIIIII VVV EEEEEEEEEEE RRR	RRR		
DDDDDDDDDDD RRR RRR IIIIIIIII VVV EEEEEEEEEEE RRR	RRR		

XX	XX AAAAA DDDDDDDD			RRRRRRRR		IIIIII VV		VV	EEEEEEEEE		RRRRR			
XX	XX	AAAA	AA	DDDDDD		RRR	RRRRR		VV	VV	EEEEEEEEEE	RRRF	RRRRR	
XX	XX	AA	AA	DD	DD	RR	RR	ĪĪ	٧V	VV	ĔĔ	RR	RR	
XX	XX	AA	AA	DD	DD	RR	RR	ĬĬ	ΫV	VΫ	ĒĒ	RR	RR	
XX	XX	AA	AA	DD	ĎĎ	RR	RR	ĪĪ	ΫΫ	Ϋ́Υ	ĔĔ	RR	RR	
XX	XX	AA	AA	DD	DD	RR	RR	ĬĬ	ΫΫ	VV	ĔĔ	RR	RR	
	XX	AA	AA	DD	DD		RRRRR	ĬĬ	ΫŸ	VV	ĔĔEEEEEE		RRRRR	
	XX	AA	AA	DD	DD	RRR	RRRRR	ĬĬ	ΫŸ	VV	EEEEEEEE	RRRF	RRRRR	
XX	XX	AAAAAA	AAAA	DD	DD	RR	RR	ĬĪ	ΫŸ	VV	ĒĒ	RR	RR	
XX	XX	AAAAAA		DD	DD	RR	RR	ĪĪ	VV	٧V	ĒĒ	RR	RR	
XX	XX	44	AA	DD	DD	RR	RR	ĬĪ	VV	VV	ĒĒ	RR	RR	
XX	XX	AA	AA	DD	DD	RR	RR	ÌÌ	٧V	VV	ĒĒ	RR	RR	• • • •
XX	XX	AA	AA	DDDDDD		RR	RR	111111	V	٧	EEEEEEEEE	RR	RR	
XX	XX	AA	AA	DDDDDI	DDD	RR	RR	IIIIII	V	V	EEEEEEEE	RR	RR	• • • •

 :

X/

:

•

I

3

6

.TITLE XADRIVER - VAX/VMS DR11-W DRIVER .1DENT 'V04-001'

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

FACILITY:

VAX/VMS Executive, I/O Drivers

ABSTRACT:

This module contains the DR11-W driver:

Tables for loading and dispatching Controller initialization routine fDT routine
The start I/O routine
The interrupt service routine
Device specific Cancel I/O
Error logging register dump routine

ENVIRONMENT:

Kernal Mode, Non-paged

AUTHOR:

C. A. Sameulson 10-JAN-79

MODIFIED BY:

V04-001 JLV0395 Jake VanNoy 6-SEP-1984 Add AVL bit to DEVCHAR.

V03-006 TMK0001 Todd M. Katz 07-Dec-1983 fix a broken branch.

V03-005 JLV0304 Jake VanNoy 24-AUG-1983
Several bug fixes. All word writes to XA_CSR now have
ATTN set so as to prevent lost interrupts. Attention
AST list is synchronized at device IPL in DEL_ATTNAST.
Correct status is returned on a set mode ast that
is returns through EXESFINISHIO. REQCOM's are always
done at FIPL. Signed division that prevented full size
transfers has been fixed.

V03-004 KDM0059 Kathleen D. Morse 14-Jul-1983 Change time-wait loops to use new TIMEDWAIT macro. Add \$DEVDEF.

V03-003 KDM0002 Kathleen D. Morse 28-Jun-1982 Added \$DYNDEF, \$DCDEF, and \$SSDEF.

1

•

2

```
: External symbols
         SACBDEF
                                            : AST control block
         SCRBDEF
                                              Channel request block
         SDCDEF
                                             Device types
         SDDBDFF
                                             Device data block
         SDE VDE F
                                             Device characteristics
         SDPTDEF
                                             Driver prolog table
         SDYNDEF
                                             Dynamic data structure types
         SEMBDEF
                                              EMB offsets
         SIDBDEF
                                             Interrupt data block
         $10DEF
                                            : 1/0 function codes
         SIPLDEF
                                             Hardware IPL definitions
                                           ; 1/0 request packet
         SIRPDEF
         SPRDEF
                                            ; Internal processor registers
         SPRIDEF
                                            ; Scheduler priority increments
                                            ; System status codés
         SSSDEF
                                            ; Unit control block
         SUCBDEF
         SVECDEF
                                             Interrupt vector block
         SXADEF
                                            ; Define device specific characteristics
; Local symbols
: Argument list (AP) offsets for device-dependent QIO parameters
                                            First QIO parameter
Second QIO parameter
PŽ
P3
         = 4
         = 8
                                            ; Third QIO parameter
P4
         = 12
                                            ; fourth QIO parameter
P5
         = 16
                                            ; fifth QIO parameter
P6
         = 20
                                            ; Sixth QIO parameter
: Other constants
XA_DEF_TIMEOUT = 10
XA_DEF_BUFSI2 = 65535
XA_RESET_DELAY = <<2+9>/10>
                                           ; 10 second default device timeout
                                           ; Default buffer size
                                           ; Delay N microseconds after RESET
                                            : (rounded up to 10 microsec intervals)
; DR11-W definitions that follow the standard UCB fields
: *** N O T E *** ORDER OF THESE UCB FIELDS IS ASSUMED
         SDEFINI UCB
         .=UCB$L_DPC+4
        UCBSL_XX_ATTN
SDEF
                                           : Attention AST listhead
         UCBSW_XA_CSRTMP .BLKW 1
SDEF
                                           ; Temporary storage of CSR image
         UCBSW_XA_BARTMP
SDEF
                                           ; Temporary storage of BAR image
        UCB$W_XA_CSR
.BLKW
SDEF
                                           : Saved (SR on interrupt
SDEF
         UCB$W_XA_EIR
                                           ; Saved EIR on interrupt
```

```
.BLKW
SDEF
         UCB$W_XA_IDR ...BLKW
                                            : Saved IDR on interrupt
SDEF
         U(B$W_XA_BAR
                                            : Saved BAR register on interrupt
                  BLKW
         UCBSW_XA_WCR
BLKW
SDEF
                                            ; Saved WCR register on interrupt
         UCBSW_XA_ERROR
SDEF
                                            : Saved device status flag
         UCB$L_XA_DPR
SDEF
                                            ; Data Path Register contents
                  .BLKL
        UCBSL_XA_FMPR
.BLKL
SDE F
                                            ; final Map Register contents
SDEF
         UCB$L_XA_PMPR
                                            ; Previous Map Register contents
                  BLKL
         UCBSW_XA_DPRN
.BLKW
SDEF
                                            ; Saved Datapath Register Number
                                            : And Datapath Parity error flag
: Bit positions for device-dependent status field in UCB
        SVIELD UCB,0,<-

<ATTNAST,,M>,-

<UNEXPT,,M>,-
                                              U(B device specific bit definitions
                                            : ATTN AST requested
                                            : Unexpected interrupt received
UCBSK_SIZE=.
        SDEFEND UCB
; Device register offsets from CSR address
         SDEFINI XA
                                             : Start of DR11-W definitions
SDEF
         XA_WCR
                                            : Word count
                           .BLKW
SDEF
         XA_BAR
                                            : Buffer address
                           .BLKW
SDEF
        XA_CSR
                                            : Control/status
; Bit positions for device control/status register
        SEQUEST XASK ... 0.1. <- 
< FNCT1.2>-
                                            : Define CSR FNCT bit values
                 <fnct2,4>-<fnct3,8>-
                  <STATUSA, 2048>-
<STATUSB, 1024>-
                                            : Define CSR STATUS bit values
                  <STATUSC,512>-
         SVIELD XA_CSR,O,<-
                                              Control/status register
                 <GO, M>,-
<fnCT, 3, M>,-
<XBA, 2, M>,-
                                              Start device
                                              CSR FNCT bits
                                              Extended address bits
                  <1E,,M>,-
                                              Enable interrupts
                 Device ready for command
                                              Starts slave transmit
                                             CSR STATUS bits
```

: End of DR11-W definitions

```
<MAINT, M>,-
<ATTN, M>,-
<NEX, M>,-
<ERROR, M>,-
                                                          Maintenance bit
                                                        : Status from other processor
                                                        ; Nonexistent memory flag
; Error or external interrupt
SDEF
           XA_EIR
                                                        : Error information register
; Bit positions for error information register
          SVIELD XA_EIR.O.<-

<REGFLG.,M>.-

<SPARE.7.M>.-

<BURST.,M>.-

<DLT.,M>.-
                                                          Error information register
                                                          flags whether EIR or CSR is accessed
                                                          Unused - spare
                                                          Burst mode transfer occured
                                                          Time-out for successive burst xfer
                      <PAR, M>,-
<ACLO, M>,-
<MULTI, M>,-
<ATTN, M>,-
                                                          Parity error during DATI/P
Power fail on this processor
Multi-cycle request error
                                                        ; ATTN - same as in CSR
                      <NEX,,M>,-
<ERROR,,M>,-
                                                          NEX - same as in CSR
                                                        ; ERROR - same as in CSR
           >
                      .BLKW 1
$DEF
           XA_IDR
                                                        : Input Data Buffer register
SDEF
           XA_ODR
                                                       ; Output Data Buffer register
                      .BLKW
                                1
           SDEFEND XA
```

```
.SBTTL Device Driver Tables
: Driver prologue table
         DPTAB
                                                            DPT-creation macro
                   END=XA END .-
                                                            End of driver label
                   ADAPTER=UBA.-
                                                            Adapter type
                   FLAGS=DPT$M_SVP
                                                            Allocate system page table
                   UCBSIZE = UCBSK_SIZE , -
                                                            UCB size
                   NAME = XADRIVER
                                                            Driver name
         DPT_STORE INIT
                                                            Start of load
                                                            initialization table
         DPT_STORE UCB,UCB$B_FIPL,B,8
                                                            Device fork IPL
         DPT_STORE UCB.UCB$B_DIPL.B.22
DPT_STORE UCB.UCB$L_DEVCHAR.L.<-
                                                            Device interrupt IPL
                                                            Device characteristics
                   DEVSM AVL!-
                                                            Available
                   DEVSM_RTM!-
                                                            Real Time device
                   DEVSM_ELG!-
                                                            Error Logging enabled
                   DEVSM IDV! -
                                                              input dévice
                   DEVSM_ODV>
                                                              output device
         DPT_STORE UCB,UCB$B_DEVCLASS,B,DC$_REALTIME
                                                                   : Device class
         DPT_STORE UCB.UCB$B_DEVTYPE.B.DT$_DR11W ; Device Type DPT_STORE UCB.UCB$W_DEVBUFSIZ.W.- ; Default Buft XA_DEF_BUFSIZ
                                                           Default buffer size
         DPT_STORE REINIT
                                                            Start of reload
                                                            initialization table
         DPT_STORE DDB.DDB$L_DDT.D.XA$DDT
DPT_STORE CRB.CRB$L_INTD+4.D.-
XA_INTERRUPT
                                                            Address of DDT
                                                            Address of interrupt
                                                            service routine
         DPT_STORE TRB.CRB$L INTD+VEC$L_INITIAL,-:
D,XA_CONTROL_INIT
                                                           Address of controller initialization routine
         DPT STORE END
                                                            End of initialization
                                                         : tables
; Driver dispatch table
         DDTAB
                                                            DDT-creation macro
                                                           Name of device
Start I/O routine
                   DEVNAM=XA,-
                   START=XA_START,-
                   FUNCTB=XX_FUNCTABLE,-
                                                            fDT address
                   CANCEL = XA CANCEL , - REGDMP = XA REGDUMP , -
                                                            Cancel 1/0 routine
                                                            Register dump routine
                   DIAGBF=<<T3+4>+<<3+5+1>+4>>,-
                                                            Diagnostic buffer size
                   ERLGBF=<<13+4>+<1+4>+<EMB$L_DV_REGSAV>> ; Error log buffer size
  function dispatch table
XA_FUNCTABLE:
                                                            fDI for driver
                                                            Valid I/O functions
         FUNCTAB
```

functab +exesurite,<writepblk,writelblk,writevblk>
functab xa setmode,<setmode,setchar>
functab +exessensemode,<sensemode,sensechar>

.SBTTL XA_CONTROL_INIT, Controller initialization

```
XA_CONTROL_INIT, Called when driver is loaded, system is booted, or
power failure recovery.
```

functional Description:

- 1) Allocates the direct data path permanently
- 2) Assigns the controller data channel permanently3) Clears the Control and Status Register
- 4) If power recovery, requests device time-out

Inputs:

R4 = address of CSR

R5 = address of IDB

R6 = address of DDB

R8 = address of (RB

Outputs:

VEC\$V_PATHLOCK bit set in CRB\$L_INTD+VEC\$B_DATAPATH UCB address placed into IDB\$L_OWNER

XA_CONTROL_INIT:

MOVL IDB\$L_UCBLST(R5),R0 ; Address of UCB

RO. IDBSL_OWNER(R5) MOVL Make permanent controller owner

#UCB\$M_ORLINE,UCB\$W_STS(RO) BISW

; Set device status "on-line"

; If powerfail has occured and device was active, force device time-out. ; The user can set his own time-out interval for each request. Time-; out is forced so a very long time-out period will be short circuited.

BBS

#VECSM_PATHLOCK, CRB\$L_INTD+VEC\$B_DATAPATH(R8) BISB

: Permanently allocate direct datapath

105:

; Reset DR11W BSBW XA_DEV_RESET RSB

: Done

.SBTTL XA_READ_WRITE, FDT for device data transfers

```
XA_READ_WRITE, FOT for READLBLK, READVBLK, READPBLK, WRITELBLK, WRITEVBLK,
                             WRITEPBLK
  functional description:
         1) Rejects QUEUE I/O's with odd transfer count
2) Rejects QUEUE I/O's for BLOCK MODE request to UBA Direct Data
            PATH on odd byte boundary
         3) Stores request time-out count specified in P3 into IRP 4) Stores FNCT bits specified in P4 into IRP
         5) Stores word to write into ODR from P5 into IRP
         6) Checks block mode transfers for memory modify access
  Inputs:
         R3 = Address of IRP
         R4 = Address of P(B
         R5 = Address of UCB
         R6 = Address of CCB
         R8 = Address of fDT routine
         AP = Address of P1
                  P1 = Buffer Address
                  P2 = Buffer size in bytes
                  P3 = Request time-out period (conditional on IOSM_TIMED)
P4 = Value for CSR FNCT bits (conditional on IOSM_SETFNCT)
                  PS = Value for ODR (conditional on 10$M_SETFNCT)
                  P6 = Address of Diagnostic Buffer
 Outputs:
         RO = Error status if odd transfer count
         IRP$L_MEDIA = Time-out count for this request
         IRP$L_SEGVBN = FNCT bits for DR11-W CSR and ODR image
XA_READ_WRITE:
         BLBC
                  P2(AP),10$
                                                Branch if transfer count even
2$:
5$:
                                                Set error status code
         MOVZUL
                  #SS$_BADPARAM,RO
                                                Abort request fetch 1/0 function code
         JMP
                  G^EXESABORTIO
         MOVZUL
                  IRPSW_FUNC(R3),R1
105:
                  P3(AP), IRPSL_MEDIA(R3)
#108v_TIMED, R1, 158
         MOVL
                                                Set request specific time-out count
         885
                                                Branch if time-out specified
                  #XA_DEF_TIMEOUT, IRP$L_MEDIA(R3)
         MOVL
                                                Else set default timeout value
158:
         88(
                  #108V_DIAGNOSTIC,R1,208
                                                Branch if not maintenance regeust
         EXTZV
                  #108V_fCODE.#1085_fCODE.R1,R1 ; AND out all function modifiers
         (MPB
                  #108_READPBLK,R1
                                              : If maintenance function, must be
                                              ; physical I/O read or write
         BEQL
                  #108_WRITEPBLK,R1
         (MPB
         BEQL
                  20$
                  #SS$_NOPRIV.RO
         MOVZUL
                                              : No privilege for operation
```

25**\$**: 30**\$**:

BRB 5\$
EXTZV #0.#3.P4(AP).R0
ASHL #XA (\$R\$V FN(T.R0,1RP\$L \$EGVBN(R3); Shift into position for (\$R MOVW P5(AP),1RP\$L_\$EGVBN+2(R3); Store ODR value for later

: If this is a block mode transfer, check buffer for modify access; whether or not the function is read or write. The DR11-W does; not decide whether to read or write, the users device does.; for word mode requests, return to read check or write check.

: If this is a BLOCK MODE request and the UBA Direct Data Path is; in use, check the data buffer address for word alignment. If buffer; is not word aligned, reject the request.

BBS #10\$V_WORD,IRP\$W_FUNC(R3),30\$

BBS #XA\$V_DATAPATH,UCB\$L_DEVDEPEND(R5),25\$

Branch if Buffered Data Path in use

BLBS P1(AP),2\$

DDP, branch on bad alignment

JMP G^EXE\$MODIFY

RSB

; Return

XA

20

```
.SBTTL XA_SETMODE, Set Mode, Set characteristics FDT
XA_SETMODE, FDT routine to process SET MODE and SET CHARACTERISTICS
  Functional description:
        If IOSM_ATTNAST modifier is set, queue attention AST for device If IOSM_DATAPATH modifier is set, queue packet. Else, finish I/O.
  Inputs:
        R3 = I/O packet address
R4 = PCB address
R5 = UCB address
         R6 = CCB address
         R7 = function code
         AP = GIO Paramater list address
  Outputs:
         If IOSM_ATTNAST is specified, queue AST on UCB attention AST list. If IOSM_DATAPATH is specified, queue packet to driver.
         Else, use exec routine to update device characteristics
XA_SETMODE:
                                              ; Get entire function code
         MOVZWL IRPSW_FUNC(R3/,R0
                  #IOSV_ATTNAST,RO,20$
                                              : Branch if not an ATTN AST
         BBC
; Attention AST request
         PUSHR
                  #^M<R4,R7>
                  UCBSL XA ATTN(R5),R7
G*COMSSETATTNAST
                                              : Address of ATTN AST control block list
         MOVAB
         JSB
                                              : Set up attention AST
                  #^M<R4,R7>
         POPR
                  RO.508
                                                Branch if error
         BLBC
                  WUCBSM_ATTNAST,UCBSW_DEVSTS(R5)
         BISW
                  #UCBSV_UNEXPT,UCBSW_DEVSTS(R5),108
         BBC
                                              : Deliver AST if unsolicited interrupt
                  DEL_ATTNAST
#SSE_NORMAL,RO
         BSBW
105:
         MOVZBL
                                                Set status
                  G^EXESFINISHIOC
                                              : Thats all for now (clears R1)
         JMP
: If modifier IOSM_DATAPATH is set,
  queue packet. The data path is changed at driver level to preserve
; order with other requests.
205:
         BBS
                  S^#IO$V_DATAPATH,RO,30$ : If BDP modifier set, queue packet
         JMP
                  G^EXESSETCHAR
                                              : Set device characteristics
```

; This is a request to change data path useage, queue packet

#10\$_SETCHAR,R7 CMPL BNEO

G^EXESSETMODE

; Set characteristics? ; No, must have the privelege ; Queue packet to start I/O

; Error, abort 10

JMP

308:

MOVZWL #SS\$_NOPRIV,RO CLRL R1 JMP G^EXE\$ABORTIO 45**\$**: 50**\$**:

; No priv for operation

R1 G*EXESABORTIO

; Abort 10 on error

25

XA

3C

CMPB

BNEQ

..........

×

| 7

6

```
.SBTTL XA_START, Start I/O routines
 XA_START - Start a data transfer, set characteristics, enable ATTN AST.
  functional Description:
        This routine has two major functions:
        1) Start an I/O transfer. This transfer can be in either word
           or block mode. The FNCTN bits in the DR11-W CSR are set. If
           the transfer count is zero, the STATUS bits in the DRII-W CSR
           are read and the request completed.
        2) Set Characteristics. If the function is change data path, the
           new data path flag is set in the UCB.
  Inputs:
        R3 = Address of the I/O request packet
        R5 = Address of the UCB
  Outputs:
        RO = final status and number of bytes transferred
        R1 = value of CSR STATUS bits and value of input data buffer register
        Device errors are logged
        Diagnostic buffer is filled
        .ENABL LSB
XA_START:
: Retrieve the address of the device CSR
        ASSUME IDB$L_CSR EQ 0
MOVL UCB$L_CRB(R5),R4; Add
MOVL aCRB$C_INTD+VEC$L_IDB(R4),R4
                                           Address of CRB
                                         ; Address of CSR
; fetch the I/O function code
                                          ; Get entire function code
        MOVZWL IRPSW_FUNC(R3),R1
        MOVW
                R1,UCB$W_FUNC(R5)
                                          : Save FUNC in UCB for Error Logging
        EXTZV
                #IOSV_fCODE,#IOSS_FCODE,R1,R2; Extract function field
; Dispatch on function code. If this is SET CHARACTERISTICS, we will
 select a data path for future use.
; If this is a transfer function, it will either be processed in word
: or block mode.
```

: SET CHARACTERISTICS - Process Set Characteristics QIO function

; Set characteristics?

MIOS_SETCHAR, R2

38

: INPUTS:

2\$:

21

3

OUTPUTS: CRB is flagged as to which datapath to use. DEVDEPEND bits in device characteristics is updated XA_DATAPATH = 1 -> buffered data path in use XA DATAPATH = 0 -> direct data path in use UCB\$L_CRB(R5)_R0 ; Get CRB address IRP\$L_MEDIA(R3)_UCB\$B_DEVCLASS(R5) ; Set device characteristics #VEC\$M_PATHLOCK,CRB\$L_INTD+VEC\$B_DATAPATH(R0) MOVL MOVO BISB

XA_DATAPATH bit in Device Characteristics specifies which data path to use. If bit is a one, use buffered data path. If zero, use

**XASV_DATAPATH,UCB\$L_DEVDEPEND(R5),2\$; Were we right? BBC BICB #VEC\$M_PATHLOCK,CRB\$E_INTD+VEC\$B_DATAPATH(RO); Set buffered datapath

: Return Success

CLRL MOVZUL WSS\$_NORMAL,RO REQCOM

direct datapath.

: If subfunction modifier for device reset is set, do one here

S^#IO\$V_RESET,R1,4\$
XA_DEV_RESET 35: **BB**C : Branch if not device reset BSBW : Reset DR11-W

; This must be a data transfer function - i.e. READ OR WRITE ; Check to see if this is a zero length transfer. ; If so, only set CSR FNCT bits and return STATUS from CSR

48: TSTW UCB\$W_BCNT(R5) : Is transfer count zero? BNEQ 10\$; No, continue with data transfer ; Set CSR FNCT specified? BBC S^#IO\$V_SETFNCT,R1,6\$ DSBINT MOVU IRP\$L_SEGVBN+2(R3),XA_ODR(R4) : Store word in ODR MOVZWL XA_CSR(R4)_RO

#<RA_CSRSM_FNCT!XA_CSRSM_ERROR>,RO IRPSC_SEGVBN(R3),RO #XA_CSRSM_ATTN,RO ; Force AT BICH BISM BISW ; force ATTN on to prevent lost interrupt

RO, XA_CSRTR4) MOVU BBC #XASV_LINK,UCB\$L_DEVDEPEND(R5),5\$; Link mode?

#XASK_FNCT2,RO,XA_CSR(R4) BICW3 ; Make FNCT bit 2 a pulse 58:

ENBINT 65:

XA_REGISTER BSBW ; fetch DR11-W registers RO.78 G*ERLSDEVICERR BLBS JSB

; If error, then log it ; Log a device error ; fill diagnostic buffer if specified ; Return CSR and EIR in R1 75: JSB G^10C\$DIAGBUFILL

UCBSW_YA_CSR(RS)_R1 MOVL MOVŽUL UCBSUZXAZERROR(R5),RO ; Return status in RO

```
BISB
                            #XA_(SR$M_1E,XA_(SR(R4) ; Enable device interrupts
              REGCOM
                                                                         ; Request done
; Build (SR image in RO for later use in starting transfers
105:
              MOVZWL U(B$W_B(NT(R5),R0
                                                                        ; fetch byte count
              DIVL3 #2,R0,U(B$L_XA_DPR(R5) ; Make byte count into word count
               ; Set up UCB$W_CSRTMP used for loading CSR later
             MOVZWL XA (SR(R4),R0
BICW #^C<XA (SR$M FNCT>,R0
BISW #XA (SR$M IE!XA (SR$M ATTN,R0 ; Set Interrupt Enable and ATTN
BBC S^#IO$V SETFNCT,R1,20$ ; Set FNCT bits in CSR?
BICW #<XA (SR$M FNCT>,R0 ; Yes, Clear previous FNCT bits
BISB IRP$C SEGVBN(R3),R0 ; OR in new value
BBC S^#IO$V DIAGNOSTIC,R1,23$ ; Check for maintenance function
BISW #XA_CSR$M_MAINT,R0 ; Set maintenance bit in CSR image
                                                                        Check for maintenance function ; Set maintenance bit in CSR image
208:
: Is this a word mode or block mode request?
                            RO,UCB$W_XA_CSRIMP(R5) ; Save CSR image in UCB S^#IO$V_BGRD,R1,BLOCK_MODE ; Check if word or block mode WORD_MODE ; Branch to handle word mode
235:
               MOVW
              BBC
              BRU
```

; Disable interrupts (powerfail)

DSBINT

```
BLOCK MODE -- Process a Block Mode (DMA) transfer request
  FUNCTIONAL DESCRIPTION:
          This routine takes the buffer address, buffer size, fucntion code, and function modifier fields from the IRP. It calculates the UNIBUS
           address, allocates the UBA map registers, loads the DR11-W device
           registers and starts the request.
  Set up UBA
: Start transfer
BLOCK_MODE:
; If IOSM_CYCLE subfunction is specified, set CYCLE bit in CSR image
                     #10$V_CYCLE,R1,25$
           BBC
                                                      ; Set CYCLE bit in CSR?
                     WXA_CSRSM_CYCLE,UCBSW_XA_CSRTMP(R5); If yes, or into CSR image
           BISW
; Allocate UBA data path and map registers
258:
           REQDPR
                                                        Request UBA data path
                                                        Request UBA map registers
           REOMPR
           LOADUBA
                                                      : Load UBA map registers
; Calculate the UNIBUS transfer address for the DR11-W from the UBA
; map register address and byte offset.
          MOVZWL UCB$W_BOFF(R5),R1 : Byte offse
MOVL UCB$L_CRB(R5),R2 : Address of
INSV CRB$L_INTD+VE($W_MAPREG(R2),#9,#9,R1
                                                        Byte offset in first page of xfer
                                                        Address of CRB
                                                        Insert page number
                     #16,#2,R1,R2
                                                         Extract bits 17:16 of bus address
          EXTZV
                     #XA_CSR$V_XBA,R2,R2
#XA_CSR$M_GO,R2
R2,UCB$W_XA_CSRTMP(R5)
                                                        Shift extended memeroy bits for CSR Set "GO" bit into CSR image
           ASHL
           BISW
                                                        Set into CSR image we are building
           BISW
                     #<XA_CSR$M_GO!XA_CSR$M_CYCLE>,UCB$W_XA_CSR$MP(R5),R0
; CSR image less 'GO' and 'CYCLE'
#XA$K_FNCT2,UCB$W_XA_CSR$MP(R5),R2; CSR image less FNCT bit 2
R1,UCB$W_XA_BAR$MP(R5); Save BAR for error logging
           BICW3
           BICW3
           MOVW
  At this juncture:
           RO' = CSR image less 'GO' and 'CYCLE' R1 = low 16 bits of transfer bus address
           R2 = (SR image less fN(T bit 2
UCB$L_XA_DPR(R5) = transfer count in words
           U(B$W_XA_CSRTMP(R5) = CSR image to start transfer with
  Set DR11-W registers and start transfer
  Note that read-modify-write cycles are NOT performed to the DR11-W CSR. The CSR is always written directly into. This prevents inadvertently setting
; the EIR select flag (writing bit 15) if error happens to become true.
```

```
MNEGU
                    UCB$L_XA_DPR(R5),XA_WCR(R4)
                    ; Load negative of transfer count
R1, XA_BAR(R4) ; Load low 16 bits of bus address
R0, XA_CSR(R4) ; Load CSR image less 'GO' and 'CYCLE'
#XA$V_LINK, UCB$L_DEVDEPEND(R5), 26$; Link mode?
R2, XA_CSR(R4) ; Yes, load CSR image less 'FNCT' bit 2
126$ ; Only if link mode in dev characteristics
          MOVE
          MOVU
          BBC
          MOVW
          BRB
265:
          MOVU
                    UCB$W_XA_CSRTMP(R5),XA_CSR(R4); Move all bits to CSR
; Wait for transfer complete interrupt, powerfail, or device time-out
1268:
          WFIKPCH XA_TIME_OUT, IRPSL_MEDIA(R3); Wait for interrupt
: Device has interrupted, FORK
          10FORK
                                                   : FORK to lower IPL
; Handle request completion, release UBA resources, check for errors
                    #SS$ NORMAL - (SP)
          MOVZWL
                                                      Assume success, store code on stack
          CLRW
                    UCBSU_XA_DPRN(R5)
                                                      Clear DPR number and DPR error flag
          PURDPR
                                                      Purge UBA buffered data path
                    RO,278
#SSS_PARITY,(SP)
                                                      Branch if no datapath error
          BLBS
                                                      flag parity error on device
flag PDR error for log
          MOVZUL
                    UCBSQ_XA_DPRN+1 (R5)
          INCB
278:
                    R1_UCB$L_XA_DPR(R5)
          MOVL
                                                      Save data path register in UCB
                    AVECSV_DATAPATH, -
          EXTZV
                                                      Get Datapath register no.
                    #VECSS_DATAPATH, - ; For Eri
CRBSL_INTD+VECSB_DATAPATH(R3), RO
                                                      for Error Log
                    RO.UCBSW_XA_DPRNTRS)
          MOVB
                                                      Save for later in UCB
          EXTZV
                    #9,#7,UCB$W_XA_BAR(R5),RO
                                                     ; Low bits, final map register no.
                    #4.#2.UCB$W_XA_CSR(R5),R1
R1.#7.#2.R0
R0.#496
          EXTZV
                                                       Hi bits of map register no.
          INSV
                                                      Entire map register number
          CMPW
                                                      Is map register number in range?
                     28$
          BGTR
                                                      No, forget it - compound error
                     (R2)[R0],UCB$L_XA_FMPR(R5); Save map register contents
          MOVL
                    UCBSL_XA_PMPR(R5)
          CLRL
                                                      Assume no previous map register
          DECL
                     RO.
                                                      Was there a previous map register?
          CMPV
                    #VECSV MAPREG.#VECSS MAPREG.-
                     CRB$L_INTD+VEC$W_MAPREG(R3),RO
          BGTR
                                                      No if gtr
                     (R2)[R0],UCB$L_XA_FMPR(R5); Save previous map register contents
          MOVL
285:
          RELMPR
                                                   : Release UBA resources
          RELDPR
; (heck for errors and return status
          TSTW
                     UCB$W_XA_WCR(R5)
                                                    : All words transferred?
                     305
          BEQL
                                                    ; Yes
                    #SS$ OPINCOMPL (SP) : No, flag operation not complete #XA CSR$V ERROR U(B$W XA (SR(R5),35$; Branch on (SR error bit U(B$W XA ERROR(R5),(SP); flag for controller/drive error status XA DEV RESET : Reset DR11-W
          MOVZUL
305:
          BB(
          MOVZUL
          BSBW
358:
          BLBS
                     (SP),408
                                                    ; Any errors after all this?
```

G^ERL\$DEVICERR ; Yes, log them
DEL_ATTNAST ; Deliver outstanding ATTN AST's
G^IO(\$DIAGBUFILL ; fill diagnostic buffer
(\$P)+,RO ; Get final device status
#2,U(B\$W_XA_WCR(R5),R1 ; Calculate final transfer count
U(B\$W_B(RT(R5),R1 ; Insert into high byte of IOSB
#1,#16,#16,RO ; Insert into high byte of IOSB
U(B\$W_XA_C\$R(R5),R1 ; Return C\$R and EIR in IOSB
#XA_C\$R\$M_IE,XA_C\$R(R4) ; Enable interrupts
; finish request in exec JSB 408: BSBW JSB MOVL MUL W3 ADDW INSV MOVL BISB REQCOM

; finish request in exec

```
.DSABL LSB
```

WORD MODE -- Process word mode (interrupt per word) transfer

FUNCTIONAL DESCRIPTION:

Data is transferred one word at a time with an interrupt for each word. The request is handled separately for a write (from memory to DR11-W and a read (from DR11-W to memory). For a write, data is fetched from memory, loaded into the ODR of the DR11-W and the system waits for an interrupt. For a read, the system waits for a DR11-W interrupt and the IDR is transferred into memory. If the unsolicited interrupt flag is set, the first word is transferred directly into memory withou waiting for an interrupt.

.ENABL LSB WORD_MODE:

; Dispatch to separate loops on READ or WRITE

CMPB #IO\$_READPBLK,R2 ; (heck for read function
BEQL 30\$

WORD MODE WRITE -- Write (output) in word mode

FUNCTIONAL DESCRIPTION:

Transfer the requested number of words from user memory to the DR11-W ODR one word at a time, wait for interrupt for each word.

105:

#XASK_FNCT2,UCBSW_XA_CSRTMP(R5), XA_CSR(R4); Clear interrupt FNCT bit 2

OSBINT

; Get two bytes from user buffer
; Lock out interrupts
; Flag interrupt expected
; Move data to DR11-W
dots data to DR11-W
UCBSW_XA_CSRTMP(R5), XA_CSR(R4); Set DR11-W CSR
#XASV_LIRK_UCBSL_DEVDEPEND(R5), 15\$; Link mode?
BICW3 #XASK_FNCT2,UCBSW_XA_CSRTMP(R5), XA_CSR(R4); Clear interrupt FNCT bit 2
; Only if link mode specified

158:

; Wait for interrupt, powerfail, or device time-out

WFIKPCH XA_TIME_OUTW, IRP\$L_MEDIA(R3)

; (heck for errors, decrement transfer count, and loop til complete

IOFORK ; Fork to lower IPL BITW #XA_EIRSM_MULTI!-

XA_EIRSM_ACLO!-XA_EIRSM_PAR!-XA_EIRSM_DLT,UCBSW_XA_EIR(R5) ; Any errors? 205 BEQL ; No, continue 40\$ BRW ; Yes, abort transfer. 205: DECW UCBSL_XA_DPR(R5) ; All words trnasferred? ; No, loop until finished. BNEQ : Transfer is done, clear iterrupt expected flag and FORK ; All words read or written in WDRD MDDE. Finish 1/0. RETURN_STATUS: JSB Fill diagnostic buffer if present Deliver outstanding ATTN AST's G^10C\$DIAGBUFILL DEL ATTNAST #SS\$_NORMAL,RO BSBW MOVZWL Complete success status Calculate actual bytes xfered #2.UCB\$L_XA_DPR(R5),R1 R1.UCB\$W_BCNT(R5),R1 225: MULW3 SUBW3 from requested number of bytes R1, #16, #16, R0 UCB\$W_XA_C\$R(R5), R1 INSV And place in high word of RO Return CSR and EIR status MOVL BISB #XA_CSR\$M_IE,XA_CSR(R4) Enable device interrupts REGCOM finish request in exec WORD MODE READ -- Read (input) in word mode **FUNCTIONAL DESCRIPTION:** Transfer the requested number of wrods from the DR11-W IDR into user memory one word at a time, wait for interrupt for each word. If the unexpected (unsolicited) interrupt bit is set, transfer the first (last received) word to memory without waiting for an interrupt. 305: DSBINT UCB\$B_DIPL(R5) : Lock out interrupts ; If an unexpected (unsolicited) interrupt has occured, assume it ; is for this READ request and return value to user buffer without ; waiting for an interrupt. BBCC **#UCB\$V_UNEXPT,-**UCB\$W_DEVSTS(A5),32\$ Branch if no unexpected interrupt ENBINT Enable interrupts BRB 378 : continue 328: SETIPL #IPLS_POWER 358: : Wait for interrupt, powerfail, or device time-out WFIKPCH XA_TIME_OUTW, IRP\$L_MEDIA(R3)

1: (heck for errors, decrement transfer count and loop until done

```
10FORK
                                            : fork to lower IPL
37$:
                 WXA_EIRSM_NEX!-
XA_EIRSM_MULTI!-
        BITW
                 XATEIRSMTACLO!-
XATEIRSMTPAR!-
                 XA_EIR$M_DLT,UCB$W_XA_EIR(R5) ; Any errors?
        BNEQ
                 405
                                            ; Yes, abort transfer.
                 MOVIOUSER
        BSBW
                                            : Store two bytes into user buffer
; Send interrupt back to sender. Acknowledge we got last word.
        DSBINT
        MOVW
                 UCBSW_XA_CSRTMP(R5),XA_CSR(R4)
                 #XASV_LINK,UCBSL_DEVDEPEND(R5),38$; Link mode?
#XASK_FNCT2,UCBSD_XA_CSRTMP(R5),XA_CSR(R4); Yes, clear FNCT 2
        BBC
        BICWS
38$:
        DECW
                 UCB$L_XA_DPR(R5)
                                                       Decrement transfer count
        BNEQ
                                            : Loop until all words transferred
        ENBINT
        BRU
                 RETURN_STATUS
                                            ; finish request in common code
; Error detected in word mode transfer
405:
                 DEL_ATTNAST
XA_BEV_RESET
        BSBW
                                              Deliver ATTN AST's
                                             Error, reset DR11-W
        BSBW
        JSB
                 G^TOC$BIAGBUFILL
                                              fill diagnostic buffer if presetn
        JSB
                 G^ERLSDEVICERR
                                            ; Log device error
        MOVZWL
                 UCB$W_XA_ERROR(R5),RO
                                            ; Set controller/drive status in RO
        BRW
                 228
        .DSABL LSB
  MOVFRUSER - Routine to fetch two bytes from user buffer.
  INPUTS:
        R5 = UCB address
 OUTPUTS:
        R1 = Two bytes of data from users buffer
        Buffer descriptor in U(B is updated.
         ENABL LSB
MOVFRUSER:
        MOVAL
                 -(SP),R1
                                              Address of temporary stack loc
                 #2.R2
        MOVZBL
                                              fetch two bytes
                 GA IOC SMOVF RUSER
         JSB
                                              Call exec routine to do the deed
                 (SP)+R1
        MOVL
                                              Retreive the bytes
                 205
                                              Update UCB buffer pointers
        BRB
  MOVIOUSER - Routine to store two bytes into users buffer.
```

```
: INPUTS:
            R5 = UCB address
UCB$W_XA_1DR(R5) = Location where two bytes are saved
   OUTPUTS:
            Two bytes are stored in user buffer and buffer descriptor in UCB is updated.
MOVTOUSER:
                         UCB$W_XA_IDR(R5),R1
#2,R2
G^IOC$MOVTOUSER
             MOVAB
                                                                 ; Address of internal buffer
             MOVZBL
                         G*IOC$MOVTOUSER : Call exec : Update buffer pointers in U(B #2,U(B$W_BOFF(R5) : Add two to buffer descriptor #^C<^XO1FF>,U(B$W_BOFF(R5) : Modulo the page size : If NEQ, no page boundary crossed : Point to page boundary crossed
             JSB
208:
             ADDW
             BICW
             BNEQ
             ADDL
                          #4,UCB$L_SVAPTE(R5)
                                                                 : Point to next page
305:
             RSB
             .DSABL LSB
```

XADRIVER.MAR: 1

16-SEP-1984 17:03:38.23 Page 22

```
.PAGE
         .SBITL DR11-W DEVICE TIME-OUT
  DR11-W device TIME-OUT
  If a DMA transfer was in progress, release UBA resources. For DMA or WORD mode, deliver ATTN AST's, log a device timeout error,
  and do a hard reset on the controller.
  Clear DR11-W CSR
  Return error status
 Power failure will appear as a device time-out
          ENABL LSB
XA_TIME_OUT:
                                               : Time-out for DMA transfer
         SETIPL
                   UCB$B_FIPL(R5)
                                                 Lower to FORK IPL
         PURDPR
                                                 Purge buffered data path in UBA
         RELMPR
                                                 Release UBA map registers
         RELDPR
                                                 Release UBA data path
         BRB
                   105
                                               : continue
XA_TIME_OUTW:
                                               : Time-out for WORD mode transfer
                  UCB$B_FIPL(R5) ; LOW
UCB$L_CRB(R5),R4 ; Fet
aCRB$C_INTD+VEC$L_IDB(R4),R4
         SETIPL
                                               ; Lower to FORK IPL
105:
         MOVL
                                                 fetch address of CSR
         MOVL
                   XA_REGISTER
         BSBW
                                                 Read DR11-W registers
                   GATOCSDIAGBUFILL
         JSB
                                                 fill diagnostic buffer
                                                 Log device time out
And deliver the AST's
         JSB
                   G^ERL$DEVICTMO
                  DEL ATTNAST
XA DEV RESET
#SS$_TIMEOUT,RO
         BSBW
         BSBW
                                                 Reset controller
                                               : Assume error status
         MOVZUL
                   WUCBSV_CANCEL,-
UCBSW_STS(R5),20$
         BBC
                                               ; Branch if not cancel
         MOVZWL
                   #SSS_CANCEL,RO
                                               ; Set status
205:
         CLRL
                   UCBSW_DEVSTS (R5)
                                                 Clear ATTN AST flags
         CLRW
                   # < UCBSM_TIM! UCBSM_INT! UCBSM_TIMOUT! UCBSM_CANCEL! UCBSM_POWER> , -
         BICW
                   UCBSW_STS(RS)
                                               ; (Tear unit status flags
         REQCOM
                                               ; Complete I/O in exec
         .DSABL
                   LSB
         . PAGE
```

XID

```
.SBITL XA_INTERRUPT, Interrupt service routine for DR11-W
  XA_INTERRUPT, Handles interrupts generated by DR11-W
  functional description:
         This routine is entered whenever an interrupt is generated by the DR11-W. It checks that an interrupt was expected. If not, it sets the unexpected (unsolicited) interrupt flag.
         All device registers are read and stored into the UCB.
If an interrupt was expected, it calls the driver back at its Wait
         For Interrupt point.
Deliver ATTN AST's if unexpected interrupt.
  Inputs:
         OO(SP) = Pointer to address of the device IDB
         04(SP) = saved R0
         Od(SP) = saved R1
         12(SP) = saved R2
         16(SP) = saved R3
         20(SP) = saved R4
         24(SP) = saved R5
         28(SP) = saved PSL
         32(SP) = saved PC
  Outputs:
         The driver is called at its Wait for Interrupt point if an
         interrupt was expected.
         The current value of the DR11-W CSR's are stored in the UCB.
XA_INTERRUPT:
                                               : Interrupt service for DR11-W
                   a(SP)+,R4
         MOVL
                                               : Address of IDB and pop SP
         MOVQ
                   (R4),R4
                                               ; CSR and UCB address from IDB
; Read the DR11-W device registers (WCR, BAR, CSR, EIR, IDR) and store ; into UCB.
         BSBW
                   XA_REGISTER
                                               ; Read device registers
; Check to see if devic * transfer request active or not
  If so, call driver back at Wait for Interrupt point and
; Clear unexpected interrupt flag.
205:
         BBCC
                   #UCBSV_INT,UCBSW_STS(R5),25$
                                               : If clear, no interrupt expected
; Interrupt expected, clear unexpected interrupt flag and call driver
; back.
         BICW
                   #UCB$M_UNEXPT,UCB$W_DEVSTS(R5)
                                               ; (lear unexpected interrupt flag
                                                 Restore drivers R3
         MOVL
                   UCB$L_FR3(R5),R3
          JSB
                   auca$E_FPC(R5)
                                               ; Call driver back
```

BRB 30\$

; Deliver ATTN AST's if no interrupt expected and set unexpected ; interrupt flag.

258:

#UCB\$M_UNEXPT,UCB\$W_DEVSTS(R5) ; Set unexpected interrupt flag
DEL_ATTNAST ; Deliver ATTN AST's
#XA_CSR\$M_IE,XA_CSR(R4) ; Enable device interrupts BISW BSBW BISB

; Restore registers and return from interrupt

30\$:

#^M<RO,R1,R2,R3,R4,R5> ; Restore registers ; Return from interrupt POPR

REI

.PAGE

```
XA_REGISTER - Routine to handle DR11-W register transfers
  INPUTS:
          R4 - DR11-W CSR address
          R5 - UCB address of unit
  OUTPUTS:
          CSR, EIR, WCR, BAR, IDR, and status are read and stored into UCB. The DR11-W is placed in its initial state with interrupts enabled.
          RO - .true. if no hard error
                 .false. if hard error (cannot clear ATTN)
  If the CSR ERROR bit is set and the associated condition can be cleared, then
  the error is transient and recoverable. The status returned is SS$ DRVERR.
  If the CSR ERROR bit is set and cannot be cleared by clearing the CSR, then
  this is a hard error and cannot be recovered. The returned status is
  SS$_CTRLERR.
          RO,R1 - destroyed, all other registers preserved.
XA_REGISTER:
          MGVZWL WSS$ NORMAL, RO MOVZWL XA_CSR(R4), R1
                                                       Assume success
                                                       Read CSR
                     R1.UCB$W_XA_CSR(R5)
#XA_CSR$V_ERROR,R1,55$
          MOVU
                                                       Save CSR in UCB
                                                       Branch if no error
Assume 'drive' error
          BBC
          MOVZWL
                     #SS$_DRVERR_RO
                     #^C<RA_CSRSM_FNCT>_R1 ; Clear all uninteresting
#<XA_CSRSM_ERROR/256>_XA_CSR+1(R4) ; Set EIR flag
XA_EIR(R4)_UCBSW_XA_EIR(R5) ; Save EIR in UCB
558:
          BICH
                                                       Clear all uninteresting bits for later
          B158
           MOVW
                     R1.XA CSR(R4)
XA CSR(R4) R1
#XA CSR$V_ATTN,R1,60$
          MOVW
                                                       Clear EIR flag and errors
                                                       Read CSR back
          MOVW
          BBC
                                                       If attention still set, hard error
           MOVZWL
                     #SS$_CTRLERR_RO
                                                       flag hard controller error
                     XA_IDR(R4), UCB$W_XA_IDR(R5); Save IDR in UCB
XA_BAR(R4), UCB$W_XA_BAR(R5)
XA_WCR(R4), UCB$W_XA_WCR(R5)
RO,UCB$W_XA_ERROR(R5); Save status in UCB
605:
          MOVW
           MOVU
           MOVW
          MOVW
          RSB
```

.SBTTL XA_REGISTER - Handle DR11-W CSR transfers

```
.SBTTL XA_CANCEL, Cancel 1/0 routine
 XA_CANCEL, Cancels an I/O operation in progress
  functional description:
        flushes Attention AST queue for the user.
        If transfer in progress, do a device reset to DR11-W and finish the
        Clear interrupt expected flag.
  Inputs:
        R2 = negated value of channel index
R3 = address of current IRP
        R4 = address of the PCB requesting the cancel
        R5 = address of the device's UCB
  Cutputs:
XA_CANCEL:
                                                   : Cancel I/O
                 #UCB$V_ATTNAST,-
        BBCC
                 UCBSW DEVSTS (R5) 20$
                                          : ATTN AST enabled?
: finish all ATTN AST's for this process.
                 #^M<R2,R6,R7>
        PUSHR
                 R2,R6
                                          ; Set up channel number
        MOVL
                UCBSL XA ATTN(R5),R7
G*COMSFLUSHATTNS
        MOVÁB
                                          : Address of listhead
        JSB
                                          : Flush ATTN AST's for process
        POPR
                 #^M<R2,R6,R7>
; Check to see if a data transfer request is in progress
; for this process on this channel
205:
                UCB$B_DIPL(R5)
G^10C$CANCEL10
        DSBINT
                                          ; Lock out device interrupts
        JSB
                                          : Check if transfer going
        BBC
                 #UCBSV_CANCEL.-
UCBSW_STS(R5),308
                                          ; Branch if not for this guy
 force timeout
                 CLRL
        BISW
                 MUCBSM_TIMOUT .-
        BICW
                 UCBSW_STS(R5)
                                          : Clear timed out
308:
        ENBINT
                                          ; Lower to FORK IPL
        RSB
                                          : Return
```

••••••••

P3 P4 P5 P6

XI

XI

.E

```
.PAGE
           .SBITL DEL_ATTNAST, Deliver ATTN AST's
  DEL_ATTNAST, Deliver all outstanding ATTN AST's
  functional description:
          This routine is used by the DR11-W driver to deliver all of the outstanding attention ASI's. It is copied from COMSDELATINAST in
          the exec. In addition, it places the saved value of the DR11-W CSR and Input Data Buffer Register in the AST paramater.
  Inputs:
          R5 = UCB of DR11-W unit
  Outputs:
          RO,R1,R2 Destroyed
R3,R4,R5 Preserved
DEL_ATTNAST:
          DSBINT UCB$B DIPL(R5)
                                                        Device IPL
                     #UCB$V_ATTNAST,UCB$W_DEV$TS(R5),30$; Any ATTN AST's expected?
          BBCC
           PUSHR
                     #^M<R3_R4_R5>
                                                        Save R3,R4,R5
105:
           MOVL
                     8(SP),Ř1
                                                        Get address of UCB
                                                        Address of ATTN AST Listhead
           MOVAB
                     UCB$L_XA_ATTN(R1),R2
                    (R2),R5 ; Address of next entry on list 20$; No next entry, end of loop #U(B$M_UNEXPT,U(B$W_DEVSTS(R1); Clear unexpected interrupt flag (R5),(R2) ; Close list U(B$W_XA_IDR(R1),A(B$L_KAST+6(R5)
           MOVL
          BEOL
          BICW
          MOVL
          MOVW
                     : Store IDR in AST paramater UCBSW_XA_CSR(R1),ACBSL_KAST+4(R5)
          MOVW
                                                        Store CSR in AST paramater
          PUSHAB
                     B^10$
                                                        Set return address for FORK
          FORK
                                                      : FORK for this AST
; AST fork procedure
          MOVO
                     ACB$L_KAST(R5),ACB$L_AST(R5)
                     ; Re-arrange entries ACB$L_KAST+8(R5),ACB$B_RMOD(R5)
           MOVB
                     ACB$L_KAST+12(R5),ACB$L_PID(R5)
ACB$L_KAST(R5)
#PRI$_10COM,R2 ; Set u
           MOVL
           CLRL
                                                      ; Set up priority increment ; Queue the AST
           MOVZBL
           JMP
                     GASCHEGAST
20$ :
           POPR
                     #^M<R3,R4,R5>
                                                        Restore registers
           ENBINT
                                                        Enable interrupts
           RSB
                                                        Return
```

X

.PAGE
.SBITL XA_REGDUMP - DR11-W register dump routine

**

XA_REGDUMP - DR11-W Register dump routine.

This routine is called to save the controller registers in a specified buffer. It is called from the device error logging routine and from the

Inputs:

diagnostic buffer fill routine.

RO - Address of register save buffer R4 - Address of Control and Status Register R5 - Address of UCB

Outputs:

The controller registers are saved in the specified buffer.

CSRIMP - The last command written to the DR11-W CSR by by the driver. BARTMP - The last value written into the DR11-W BAR by the driver during a block mode transfer. CSR - The CSR image at the last interrupt EIR - The EIR image at the last interrupt IDR - the IDR image at the last interrupt BAR - The BAR image at the last interrupt WCR - Word count register ERROR - The system status at request completion PDRN - UBA Datapath Register number DPR - The contents of the UBA Data Path register FMPR - The contents of the last UBA Map register PMRP - The contents of the previous UBA Map register DPRF - flag for purge datapath error 0 = no purger datapath error 1 = parity error when datapath was purged

Note that the values stored are from the last completed transfer operation. If a zero transfer count is specified, then the values are from the last operation with a non-zero transfer count.

XA_REGDUMP:

MOVZBL #11,(RO)+ ; Eleven registers are stored. UCB\$W_XA_CSRTMP(R5),R1 ; Get address of saved register images MOVAB MOV2BL #8.R2 ; Return 8 registers here 105: (R1)+,(R0)+MOVZWL SOBGTR R2,10\$ Move them all UCB\$W_XA_DPRN(R5),(R0)+ : Save Datapath Register number #3,R2 : And 3 more here MOVZBL MOVZBL 205: (R1) + (R0) +MOVL : Move UBA register contents SOBGTR R2.20\$ MOVIBL UCB\$W_XA_DPRN+1(R5),(R0)+; Save Datapath Parity Error Flag RSB

\$[

SC

\$0

\$(

;

U(

: End of driver label

MA_END:

.END

.SBTTL XA_DEV_RESET - Device reset DR11-W XA_DEV_RESET - DR11-W Device reset routine This routine raises IPL to device IPL, performs a device reset to the required controler, and re-enables device interrupts. Inputs: R4 - Address of Control and Status Register R5 - Address of U(B Outputs: Controller is reset, controller interrupts are enabled XA_DEV_RESET: PUSHR #^M<RO,R1,R2> ; Save some registers DSBINT Raise IPL to lock all interrupts #<XA_CSR\$M_MAINT/256>,XA_CSR+1(R4) MOVB XA_CSR+1(R4) CLRB Must delay here depending on reset interval TIMEDWAIT TIME=#XA_RESET_DELAY ; No. of 10 micro-sec intervals to wait #XA_CSR\$M_IE,XA_CSR(R4) ; Re-enable device interrupts MOVB ENBINT ; Restore IPL POPR #^M<RO,R1,R2> ; Restore registers RSB

\$1

X

\$1

\$1

0107 AH-BT13A-SE VA.O

DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY

